Phasor measurement units (PMUs) have recently been widely studied for smart grid power systems. However, the setup time of a PMU is slow because a conventional phase lock loop (PLL) needs a long settling time to synchronize its first trigger pulse for measuring a synchrophasor. In addition, the user interface of a PMU is poor because most of PMUs have no GUI design. This current work thus presents a new Android-based PMU, which contains a new digital phase lock loop (DPLL) and versatile user interfaces. Using the proposed DPLL, the time synchronous trigger pulses can be rapidly generated from the 1PPS pulses. An Android platform is then designed to receive the time synchronous measurements. To accelerate phasor computations, the discrete Fourier transform (DFT) was directly coded by C language and communicate with Java codes by the Java native interface (JNI). Finally, the proposed PMU was realized on a test system which consists of a DE2 FPGA board, a PIC board, and an ARM-11 6410 board. A simple user interface was also designed on the Android platform for setting and observing some features of the PMU. Hardware evaluations were conducted to prove the effectiveness of the proposed PMU.
Introduction
The use of PMUs [1] in power systems has become popular in the recent decade. In a smart grid, a PMU is the most important part, which records the three-phase voltage and current phasors for centralized controls and protections.
When designing a PMU, time synchronization is critical in measuring wide-area phasors simultaneously. The accurate 1PPS (one-pulse-per-second) pulse provided by Global Positioning System (GPS) is used as a general synchronous time base at each PMU. As a result of the low frequency of the time base, the 1PPS signal cannot be directly used as a trigger pulse for sampling. The phaselock-loop (PLL) has been widely adopted in PMUs to generate a synchronous high frequency trigger pulse.
However, because of the long settling time of a PLL, a conventional PMU needs a very long delay time to accurately follow the 1PPS signal. Sometimes, it takes minutes to measure its first synchrophasor [2] . After synchrophasors have been measured, a PMU still needs to cope with data storages and data communications for a large amount of the measured phasors.
Recently, the applications of the Android platform have spread widely from the area of smart phones to general embedded system applications. Android is an open source platform built by Google [3] . The architecture of Android consists of application, application framework, libraries, Android runtime, and Linux kernel. The Android platform can communicate with a specific hardware through the driver on the kernel layer and then it processes the information of such hardware through the user interface on the application layer. The Android platform is very suitable for designing the embedded system of a PMU because of its open-source feature, versatile user interfaces, and highly integrated hardware/software environment.
This present work thus realizes the functions of synchronous sampling, phasor computations, data storage, and data communication on an Android platform for a PMU. To accelerate the time synchronous of a PMU, a new DPLL has been proposed. Using the new DPLL, the first accurate synchronous trigger pulse can be generated in one second. Therefore, the drawback of the conventional PLL can be overcome. The proposed PMU was realized and evaluated on a test system, which contains a DE2 FPGA board, a PIC board, and an ARM-11 6410 board to show the effectiveness.
The Proposed PMU

PMU Configuration
In this work, a PMU with an extremely fast DPLL is proposed to measure synchrophasors. The configuration of the PMU is depicted in Fig. 1 . The GPS receiver provides the 1PPS signal and the NMEA code [4] sent to the DPLL and the PIC, respectively. The DPLL is realized on a FPGA and the 1PPS signal is utilized to process the frequency multiplication task in the DPLL. The DPLL then provides synchronous trigger pulses to the A/D converters of a PIC. Analog measurements are digitized by the A/D converters, and the Coordinated Universal Time (UTC) is fetched from the NMEA code. Both the samples and UTC are then sent into the Android platform. The PIC microcontroller can vary the sampling frequency by sending Ns (which denotes the sample number per period) back to the FPGA board. The discrete Fourier transform (DFT) is coded in the Android platform to obtain the phasors, and the UTC information is assigned to the phasors as their time marks. These phasors with time marks are then stored in a SQLite data base and transmitted by the network to a remote site. 
DPLL Configuration
A block diagram of the proposed DPLL is shown in Fig.  2 
The dashed-line circled gray area in Fig.2(a) contains the basic blocks used to generate synchronous trigger pulses.
Comparator_A compares a modified target count with the output of counter_A. Generally, the modified target count is almost equal to the pre-set target count. The pre-set target count denotes the count of the in f Hz oscillator between each synchronous sampling pulse and is obtained as follows:
where the operator round(.) gives the round-off of a number. While the output of counter_A is just larger than the modified target count, comparator outputs a OutA pulse, and the pulse manager uses OutA to reset the counter. The frequency of the OutA pulse is thus equal to the frequency of s f . To make OutA being a synchronous sampling pulse, the pulse manager further utilizes the 1PPS pulse to synchronize the reset signal with the 1PPS pulse. The block diagram of the pulse manager is shown in Fig. 2 (b) which contains a counter_B, a comparator_B, an AND gate, and an OR gate. At the beginning, OutB of comparator_B is set as logic HIGH. While the pulse manager receives an 1PPS pulse, the 1PPS pulse passes though the OR gate to be the first synchronous trigger pulse of every 1PPS interval. This pulse is also used to reset counter_A. Thus, the starting of counter_A can be synchronized with the 1PPS pulse. While counter_A keeps working, the follow-up OutA pulses will pass the AND gate and the OR gate to reset counter_A. They then become the remaining synchronous pulses of every 1PPS interval. Thus, for s f Hz synchronous pulses in every 1PPS interval, the first synchronous pulse is always the 1PPS pulse itself. The remaining ( 1) − s f synchronous pulses are OutA pulses. Using this scheme, the generated synchronous pulses can be synchronized with 1PPS in the beginning of every second.
To ensure that the first synchronous pulse in every 1PPS interval is the 1PPS pulse itself, comparator_B and the AND gate are designed to mask OutA pules when a new 1PPS pulse comes. The falling edge of OutA will increase the count of counter_B by one. When the output of counter_B is smaller than ( 1) − s f , the output of comparator_B keeps at logic HIGH. As soon as the count of counter_B reaches ( 1) − s f , comparator_B outputs logic LOW. Thus, OutA pulse is masked to await a new 1PPS pulse. The mask of OutA is sustained until the falling edge of a new 1PPS pulse resets counter_B.
Following the above designs, the DPLL can generate the required synchronous trigger pulses. However, while the frequency of the in f Hz oscillator drifts because of the aging, the accuracy of the proposed DPLL is degraded. To ensure accuracy, the recorder and the two multipliers are designed in Fig.2(a) . The recorder accumulates the amount of the pulses generated by the oscillator every 1PPS interval and records it as 1PPS N , which is then multiplied by 1 in f to obtain the Ratio as follows:
If the oscillator frequency is accurate, the Ratio is equal to one. However, if the oscillator frequency drifts, the obtained Ratio is a little different from one. The obtained Ratio is then multiplied by the pre-set target count to obtain a modified target count. If the frequency of the oscillator is larger than its standard value, the modified target count is larger than the pre-set target count. While the frequency of the oscillator is smaller than its standard value, the modified target count is smaller than the pre-set target count. Using the modified target count, the frequency of the obtained synchronous trigger pulses can remain accurate. The newly designed DPLL is a fully digitized timing device, After a one-second delay time in obtaining a modified target count, the accurate synchronous trigger pulses can be generated as soon as the next 1PPS pulse is received. Indeed, if the oscillator frequency is very accurate, the synchronous trigger pulses can be generated after the first 1PPS pulse is received. Settling time of the proposed DPLL is thus quite fast and is very suitable as timing device of a PMU. In addition, as the proposed DPLL can automatically compensate the error of an oscillator caused by aging, the accuracy of the DPLL can be maintained.
The generated synchronous trigger pulses are then used as the external trigger signals of the A/D converters built in the PIC microcontroller. The microcontroller thus can finish the synchronous measurements easily. These measurements are combined with the time marks and sent to an Android platform by the UART communication interface of a PIC. 
Android Platform
Fig. 4. Relation between the developed classes
The Android platform is designed to obtain the fundamentals, represent the results on a user interface, set the sample number per period (N s ), and communicate the results to remote. After the Android platform receives the measurements and UTCs, it uses DFT algorithm [5] to compute the fundamental phasors of the measurements.
Although most Android programs are coded on the application layer, the DFT algorithm is not realized on the application layer. This is because a program on the application layer is coded by Java and transformed to a dex-file using the Dalvik Virtual Machine (DVM) in the Android runtime for executions. Generally, such a design can give the Android platform a very flexible coding environment. However, for the applications of a PMU, the conversion of DVM consumes time and is not suitable for DFT computations.
To accelerate the DFT computations, the DFT is coded by C-language and interfaced by the Java Native Interface (JNI) [6] . Fig.3 represents the calling of the DFT function by JNI. At first, the DFT digital filter algorithm is coded by C-language as aidldft0607.Linux.c. The DFT function is compiled as libdft.so to serve as a dynamic link library. A Java program NativeJNIDFT.java is then developed to call the aidl0607dft.Linux.c by JNI. Finally, the dft0607.java class loads libdft.so to execute the DFT computations. All the other methods which do not need huge numerical computations are still coded by Javalanguage. Thus, all the Java classes defined in the application framework layer still can be used to develop the user interface, data storage, and data communication methods. In the present research, the obtained fundamental phasors are combined with their time marks to temporally store in a SQLite data base and transmitted to a control center by a network. The relation between the developed classes for PMU is shown in Fig. 4. 
Experimental Evaluations
The proposed PMU has been implemented on a test system to evaluate the effectiveness. The test system consists of an Altera DE2-70 FPGA board, a microchip dsPIC30F4011 SDK board, and a DMA-6410L SDK board. The DMA-6410L is with a Samsung S3C6410 which is a 32-bit ARM11 RISC microprocessor working at 667MHz. As the DE2-70 is with a 50MHz crystal oscillator, the in f frequency used in the DPLL is 50MHz. To receive the 1PPS signal from a GPS, the Holux GR-87 GPS receiver is used in this test system. In this test, a cheap crystal oscillator with rated frequency 50MHz is used, and the designed sampling frequency is s f =960Hz. Thus, the samples number per period is N s = 16, and the pre-set target count is 52083. Because of the low accuracy of this oscillator, the measured crystal frequency drifts between a range (49.26MHz ~ 50.91MHz). While the crystal frequency is at in f = 49987500Hz, the obtained Ratio is no longer unity and is 0.99975. Using this Ratio, the modified target count should be 52069. In Fig.5 , the timing analysis tool in Quartus II is used to show the result obtained by the FPGA board, which is a binary number 'b1100101101100101. Indeed, this binary number is the same as 52069. Thus, the proposed DPLL can accurately respond the inaccurate oscillator frequency. The modified target count is then applied to generate synchronous trigger pulses. To evaluate the accuracy of the pulses, the frequency measurement function embedded in a digital oscilloscope is used to measure the generated synchronous pulses for about two minutes. The measured frequency almost equals to the target 960Hz. To demonstrate the effect of the proposed DPLL under drifting oscillator frequency, the function of the modified target count is disabled to generate synchronous pulses as a comparison. While disabling the modified target count, the maximum error of the generated synchronous pulses is at 957.9Hz. After enable the modified target count, the maximum error of the generated synchronous pulses is at 960.3Hz. Compared to the original frequency range of the utilized oscillator, the proposed DPLL can effectively reduce the problem caused by a drifting oscillator frequency. To verify the accuracy of the proposed DPLL under an accurate oscillator frequency, the cheaper oscillator is changed by a Tektronix AFG3200 random signal generator. In this test, 10MHz pulses are generated by AFG3200 and the target sampling frequency is also modified as 1kHz. Using the proposed algorithm, the Ratio is computed as 'b0010011100010000 which is equal to the target value 10,000. In Fig. 6 , the synchronous trigger pulses are simulated by Quartus II and are shown as OUT, in which the time interval between two rising pulses of OUT is measured as 1msec. In Fig. 7 , the generated synchronous pulses are measured by CH1 of a digital oscilloscope. It can be noted that the generated frequency is very accurate as 1kHz. Thus, the accuracy of the proposed DPLL has been proven. A 60Hz test sinusoidal signal with a magnitude 10 (volts) is generated by a signal generator to verify the phasor computations. This signal is sampled by 16 samples per period and transmitted to the Android platform by an UART interface with 115200 baud rate. The PMU.java reads the samples from UART and calls the DFT.c by JNI to obtain the fundamental phasor. Using the time measurement function of Android, the time to obtain each phasor is only about 10usec which is much smaller than the sampling period 1.04msec. Thus, the computation speed is fast enough for practical applications. Finally, the obtained phasor is sent to the PMU.java and represented in a user interface shown in Fig.8 . The upper-right side places a canvas to show the magnitude of the obtained phasor. The lower-left side is placed a circle to show the phase angle of the measured phasor. Two buttonViews are respectively placed at bottom to select the UART channel. The baud rate of a UART, and the sample number per period are shown on the left side. The results show the proposed PMU can accurately obtain the phasor of the test signal. The obtained phasor is then transmitted to a remote site using the URL string with the structure '$<PMU ID>,<Time mark>,<Magnitude>, <Phase>*'.
Test with a Drifting Oscillator
Test with an Accurate Oscillator
Conclusion
A PMU with a new DPLL has been developed on the Android platform. The proposed PMU has a very fast settling time to measure the first synchrophasor. Meanwhile, the proposed DPLL can overcome the frequency drifting problem of an oscillator. By using the user interface, an operator can setting the sampling frequency and read the measurements of a PMU very easy. Experimental results have demonstrated the effectiveness of the proposed PMU.
